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1. Introduction  
Metal-oxide-semiconductor (MOS) digital logic is based on the enhancement-mode MOS 
transistors. During the past 40 years, the gate length of Si-based MOS transistors has been 
scaled down from about 10 μm to below 0.1 μm (100 nm). Currently, MOS transistors 
fabricated by 45 nm CMOS technology are readily available from various silicon foundries. 
Moreover, Taiwan Semiconductor Manufacturing Company (TSMC) has successfully 
developed 28 nm CMOS technology using the conventional silicon oxynitride as the gate 
insulator with polysilicon gate (Wu et al., 2009). IBM has demonstrated the use of high-K 
dielectric as the gate insulator with metal gate for their sub-22 nm CMOS technology (Choi 
et al., 2009). SEMATECH has developed their 16 nm CMOS technology using high-K/metal 
gate (Huang et al., 2009). Furthermore, several research groups have already reported on the 
development of 10 nm planar bulk MOS transistors (Wakabayashi et al., 2004; Wakabayashi 
et al., 2006; Kawaura et al., 2000). It has been reported using a hypothetical double-gate MOS 
transistor that a direct source-drain (S/D) tunneling sets an ultimate scaling limit for 
transistor with gate length below 10 nm (Jing & Lundstrom, 2002). Aggressive scaling brings 
about significant improvement in the integration level of Si-based MOS logic circuits. In 
addition, it also improves the switching speed because the drain current is increased when a 
smaller gate length and a smaller effective gate dielectric thickness are used. According to 
the conventional MOS transistor theory based on the constant electron mobility, the linear 
drain current (i.e. drain current at low drain voltage) will increase with the reduction of the 
gate length. Based on the classical concept of velocity saturation, the saturation drain 
current (i.e. drain current at high drain voltage) will not increase when the gate length is 
decreased. This theory is obviously contradictory to the experimental observation. 
Experimentally, we observe that the linear drain current and the saturation drain current are 
increased when the gate length is reduced. Hence, there is a need to investigate the drain 
current saturation mechanism in the nanoscale MOS transistors. First and foremost, we need 
to know the type of electrical conduction between the source and drain (S/D) regions for the 
state-of-the-art MOS transistors (L ≥ 32 nm). Fig. 1 shows the various types of electrical 
conduction between the source and the drain of a n-channel MOS (NMOS) transistor (i) 
thermionic emission, (ii) thermally assisted S/D tunneling and (iii) direct S/D tunneling 
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(Kawaura & Baba, 2003). In the thermionic emission, carriers are thermally excited in the 
source, and then they go over the potential barrier beneath the gate. In the thermally-
assisted S/D tunneling, carriers are thermally excited in the source, and then they tunnel 
slightly beneath the top of the potential barrier. Both thermionic emission and thermally-
assisted S/D tunneling have strong temperature dependence. In contrast, the direct S/D 
tunneling does not need any thermal excitation and thus it has a weak dependence on 
temperature. Since the tunneling probability increases exponentially with decreasing 
potential barrier width, a decrease in the gate length will significantly increase the direct 
S/D tunneling and thus increase the subthreshold current (Kawaura & Baba, 2003). 
Fortunately, the tunneling current will only exceed the thermal current and degrade the 
subthreshold slope when the gate length is less than 5 nm (experimentally 4 nm and 
theoretically 6 nm) (Kawaura et al., 2000). Therefore, we only need to be concerned with 
thermionic emission between the source and the drain for the state-of-the-art MOS 
transistors (L ≥ 32 nm). This chapter will discuss the evolution of theory on drain current 
saturation mechanism of MOS transistors from the early days to the present day. Section 2 
will give an overview of the classical drain current equations that involve the concepts of 
velocity saturation and pinchoff. Section 3 will address the ambiguity involving the 
occurrence of velocity saturation and the presence of velocity overshoot in the nanoscale 
transistors. Section 4 will discuss the newer drain current transport concepts such as ballistic 
transport and quasi-ballistic transport. Section 5 will discuss the physics behind the 
apparent velocity saturation observed during transistor scaling and how it differs from the 
classical concept of velocity saturation within a transistor. Finally, Section 6 will discuss the 
actual mechanism behind the drain current saturation in nanoscale transistors.  
 
Ec
Thermal assisted S/D tunneling
EF
Thermionic emission
Direct S/D tunneling
 
Fig. 1. Various types of electrical conduction between the source and the drain of a NMOS 
transistor (i) thermionic emission, (ii) thermally assisted S/D tunneling and (iii) direct S/D 
tunneling. Note that EF refers to the Fermi level. Ec refers to the conduction band edge. 
2. Classical drain current equations for MOS transistors 
For long-channel MOS transistors (L = 10 μm), the drain current saturation is related to 
pinchoff (Hofstein & Heiman, 1963). A qualitative discussion of MOS transistor operation is 
useful, with the help of Fig.2. For NMOS transistor, a positive gate voltage (VGS) will cause 
inversion at the Si/SiO2 interface. When the drain voltage (VDS) is small, the channel acts as 
a resistor and the drain current (Ids) is proportional to VDS (see Fig.3). This is known as the 
linear operation of the MOS transistor. The equation of the linear drain current is given by 
(Sah, 1991, b), 
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 ( ) 2eff oxds GS th DS DS
eff
0.5
WC
I V V V V
L
μ ⎡ ⎤= − −⎣ ⎦   (1) 
where μeff is the low-field mobility. W is gate width. Leff is the effective channel length. Cox is 
the gate oxide capacitance per unit area. Vth is the threshold voltage.  
By taking the partial derivative of equation (1) with respect to VDS, the expression for the 
drain conductance (gd) is as follows, 
 ( )DS eff oxd GS th DS
DS eff
GS
I WC
g V V V
V LV
μ∂= = − −∂   (2) 
Note that gd decreases linearly with increasing VDS.  At VDS = VGS - Vth, gd becomes zero and 
thus VDS loses its influence on the number of electrons that can be injected by the source. 
This is because the depletion layer at the drain prevents the drain electric field from pulling 
out more electrons from source into the channel. Since VGS can decrease the potential barrier 
of the source-to-channel pn junction, Ids can be increased by using a bigger VGS. Pinchoff 
point occurs when the electron density in the channel dropped to around zero. The current-
saturation drain voltage (VDsat) is given by,  
 Dsat GS th,satV V V= −   (3) 
where Vth,sat is the saturation threshold voltage. 
The saturation drain current (Ids) is then given by (Sah,1991,b), 
 ( )2eff oxds GS th
eff2
WC
I V V
L
μ= −   (4) 
However, the constancy of Ids at high VDS is not maintained in the short-channel MOS 
transistors because the additional VDS beyond (VGS -Vth) will cause the pinchoff point to 
move slightly towards the source in order to deplete more electrons. This slight reduction in 
Leff can be considered negligible for the long channel transistors but it becomes significant 
for the short channel transistors and thus results in a small gd when VDS ≥ VGS - Vth. 
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(a)                                          (b)                (c)
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Fig. 2. NMOS transistor operating in (a) the linear mode, (b) the onset of saturation, and (c) 
beyond saturation where the effective channel length (Leff) is reduced. Vth,lin and Vth,sat are 
the linear threshold voltage and the saturation threshold voltage , respectively. Qinv is the 
inversion charge. 
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Fig. 3. Experimental Ids versus VDS characteristics of the NMOS transistor with physical gate 
oxide thickness of 300 Å (a) L =10 μm, W =10 μm, (b) L = 3 μm, W =10 μm.  
For short-channel MOS transistors (L < 1 μm), (Taur et al., 1993) proposed that the drain 
current saturation, which occurs at VDS smaller than the long-channel current-saturation 
drain voltage (VDsat = VGS - Vth,sat), is caused by velocity saturation. From Fig.4, when the 
lateral electric field (Elateral) is small (i.e. VDS is low), the drift velocity (vdrift) is proportional to 
Elateral with μeff as the proportionality constant. When Elateral is further increased to the critical 
electric field (Ecritical) that is around 104 V/cm, vdrift approaches a constant known as the 
saturation velocity (vsat) (Thornber, 1980). Based on the time-of-flight measurement, at 
temperature of 300 K, vsat for electrons in silicon is 107 cm/s while vsat for holes in silicon is 
6×106 cm/s (Norris & Gibbons, 1967).  
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Fig. 4. Schematic diagram of the drift velocity (veff) as a function of the lateral electric field 
(Elateral). Note that Elateral ≈ VDS/ Leff .  
According to the velocity saturation model, the equation of the saturation Ids for the 
nanoscale MOS transistor is given by (Taur & Ning, 1998, c), 
 ( )ds sat ox GS th,satI v WC V V= −   (5) 
www.intechopen.com
The Evolution of Theory on Drain Current Saturation Mechanism  
of MOSFETs from the Early Days to the Present Day  
 
53 
In contrast with the theoretical predictions that vsat is independent of μeff (Thornber, 1980), 
the experimental data show that the carrier velocity in the nanoscale transistor and the low-
field mobility are actually related (Khakifirooz & Antoniadis, 2006).  This can be better 
understood as follows. The effects of strain on μeff can be investigated qualitatively in a 
simple way through Drude model, μeff = qτ /m* where τ  is the momentum relaxation time, 
m* is the effective conductivity mass, and q is the electron charge (Sun et al., 2007). For <110> 
NMOS transistors that are fabricated on (100) Si substrate, there are four in-plane 
conduction band valleys (1, 2, 3, 4) and two out-of-plane conduction band valleys (5, 6), as 
shown in Fig. 5(a). The application of <110> uniaxial tensile stress will remove the 
degeneracy of the conduction band valleys such that the out-of-plane valleys (5, 6) will have 
a lower electron energy state that the in-plane valleys (1, 2, 3, 4). Since electrons will 
preferentially occupy the lower electron energy state, there will be more electrons in valleys 
(5, 6) compared to valleys (1, 2, 3, 4) and thus the effective in-plane mass becomes smaller. 
Besides the strain-induced splitting of the conduction band valleys, the strain-induced 
warping of the out-of-plane valleys (5, 6) in (100) silicon plane also plays a part in the 
electron mobility enhancement.  In the absence of mechanical stress, the energy surface of 
the out-of-plane valleys (5, 6) is “ circle“ shaped and the effective mass of valleys (5,6) is mT. 
When <110> tensile stress is applied, the effective mass of valleys (5, 6) along the stress 
direction (mT,//) is decreased but the effective mass of valleys (5, 6) that is perpendicular to 
the stress direction (mT,⊥) is increased (Uchida et al., 2005). By taking into account the change 
in the effective mass of the out-of-plane valleys (5, 6) and the strain-induced conduction 
subband splitting , the low-field mobility enhancement of the bulk <110> NMOS transistors 
under uniaxial <110> tensile stress can be modeled (Uchida et al., 2005).  
 
 
Fig. 5. Effects of <110> uniaxial tensile stress on the conduction band valleys of (100) silicon 
plane (a) Four in-plane valleys (1, 2, 3, 4) and two out-of-plane valleys (5,6), (b) Energy 
contours of the out-of-plane valleys (5, 6) , which is modified from (Uchida et al., 2005). Note 
that a0 is the unstrained silicon lattice constant. kx, ky and kz are the wave vectors along x 
direction, y direction and z direction , respectively. mT,// is the effective mass of valleys (5,6) 
along the stress direction ,and mT,⊥ is the effective mass of valleys (5,6) in the direction that is 
perpendicular to the stress direction. mT is the effective mass of valleys (5,6) in the absence of 
mechanical stress. 
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For <110> p-channel MOS (PMOS) transistors that are fabricated on (100) Si substrate, the 
lowest energy valence band edge has four in-plane wings (I1, I2, I3, I4) and eight out-of-
plane wings (O1, O2, O3, O4). Fig.6, which is modified from (Wang et al., 2006), shows the 
effects of mechanical stress on the iso-energy contours of the valence band edge. In the 
absence of mechanical stress, the innermost contours are “star” shaped. When uniaxial 
compressive stress is applied along <110> channel direction, the innermost contours become 
oval shaped. In addition, the spacing between the contours increases for I1 and I3 wings 
while decreases for I2 and I4 wings. This indicates the hole energy lowering of I1 and I3 
wings, and the hole energy rise of I2 and I4 wings. Since holes will preferentially occupy the 
lower hole energy state, there will be a carrier repopulation from I2 and I4 wings to I1 and I3 
wings. As the channel length is along the direction of I2 and I4 wings, the hole mobility of 
<110> PMOS transistor will be improved. On the other hand, the application of uniaxial 
tensile stress along <110> channel direction leads to the opposite conclusion. The carriers 
are redistributed from I1 and I3 wings to I2 and I4 wings, leading to a hole mobility 
degradation in <110> PMOS transistor. 
 
 
Fig. 6. Iso-energy contours separated by 25 meV in (100) silicon substrate for valence band 
edge, modified from (Wang et al., 2006). (a) No mechanical stress, (b) Uniaxial compressive 
stress along <110> direction, (c) Uniaxial tensile stress along <110> direction. Note that a0 is 
the unstrained silicon lattice constant. kx and ky are the wavevectors along x direction and y 
direction, respectively. The arrow indicates the direction of the mechanical stress. 
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In addition to the simulation results of the strain-induced variation to the conduction band 
edge and the valence band edge, the change in the effective carrier mass by mechanical 
stress can also be studied by piezoresistance measurements. Device-level piezoresistance 
measurements in the channel plane can be readily done. From Table I, which is modified 
from (Chiang et al., 2007), the piezoresistance coefficient along the channel direction (πL) is 
negative for NMOS transistor and is positive for PMOS transistor. This indicates that 
uniaxial tensile stress will decrease the effective carrier mass along the channel direction 
(mx) for NMOS transistor but will increase mx for PMOS transistor. In the other words, 
<110> tensile stress will increase the electron mobility of <110> NMOS transistor while 
<110> compressive stress will increase the hole mobility of <110> PMOS transistor. Since the 
on-state current (Ion) enhancement is observed in the nanoscale transistors with the 
implementation of various strain engineering techniques (Yang et al., 2004; C-H. Chen et al., 
2004; Yang et al., 2008; Wang et al. , 2007),  the carrier velocity in the nanoscale transistor 
must be related to the low-field mobility, and thus equation (5) needs to be modified so as to 
account for the strain-induced Ion enhancement. 
Table I Device-level piezoresistance coefficients in the longitudinal direction (πL), the 
tranverse direction (πT), and the out-of-plane (πout) direction for <110> channel MOS 
transistors that are fabricated on (100) Si substrate (Chiang et al., 2007). The units are in 10-11 
m2/N. Note that “longitudinal” means parallel to the direction of channel length in the 
channel plane, “transverse” means perpendicular to the direction of channel length in the 
channel plane, and “out-of-plane” means in the direction of the normal to the channel plane.  
 
 
 NMOS transistor PMOS transistor 
πL -49 +90 
πT -16 -46 
πout +87 -44 
 
However, for short channel transistors, the experimental VDsat is smaller than that predicted 
by equation (3) (Taur et al., 1993). Using the concept of velocity saturation, (Suzuki & Usuki, 
2004) proposed an equation for VDsat that can account for the disparity between the 
experimental VDS and the VDsat that is predicted by equation (3).  
 ( )
GS th,sat
Dsat
eff GS th,sat
sat
0.5 0.25
eff
V V
V
V V
v L
μ
−=
−+ +
  (6) 
Since velocity overshoot occurs in the nanoscale transistor (Kim et al., 2008; Ruch, 1972), 
equation (6) needs to be modified. In the physics-based model for MOS transistors 
developed by (Hauser, 2005), vsat is treated as a fitting parameter that can be increased to 
2.06×107 cm/s so as to fit the experimental Ids versus VDS characteristics of the nanoscale 
NMOS transistor (L = 90 nm). Although this approach is conceptually wrong, it serves as an 
easy way to avoid detailed discussion in velocity overshoot and quasi-ballistic transport. 
Hence, the resulting equation is as follows, 
www.intechopen.com
 Solid State Circuits Technologies 
 
56 
 GS th,satDsat
GS th,sateff eff
sat eff eff
( )0.5 0.25
( )
V V
V
V VL
v L L
μ
−= −+ +
  (7)  
where μeff and vsat are functions of Leff. To avoid confusion, we introduce another parameter 
called the effective saturation velocity (vsat_eff). According to (Lau et al., 2008, b), vsat_eff is 
taken to be the average value of the carrier velocity (veff) when VGS is close to the power 
supply voltage (VDD). When uniaxial tensile stress is applied, both μeff and vsat_eff of NMOS 
transistor will be increased. By replacing  vsat(Leff) in equation (7) by vsat_eff (μeff, Leff),  
 GS th,satDsat
GS th,sateff eff
sat_eff eff eff eff
( )
0.5 0.25
( , )
V V
V
V VL
v L L
μ
μ
−= −+ +
  (8)                          
For long channel MOS transistors, the large Leff will make the third term in the denominator 
of equation (8) negligible and thus VDsat ≈ (VGS - Vth,sat). For the short channel MOS 
transistors, the third term in the denominator of equation (8) must be considered and thus 
VDsat is expected to be smaller than (VGS - Vth,sat) . According to conventional MOS transistor 
theory (Taur & Ning, 1998, a), VDsat is given by (VGS – Vth,sat)/m where the body effect 
coefficient (m) is typically between 1.1 and 1.4. 
3. Does velocity saturation occur in the nanoscale MOS transistor? 
For NMOS transistor, the electrons are accelerated by the lateral electric field (Elateral) and 
thus the drift velocity (vdrift) increases. For (100) Si substrate, the optical phonon energy is 
bigger than 60 meV (Sah, 1991, a). When the kinetic energy of the electron exceeds 60 meV, 
the optical phonons are generated. However, the generation rate of optical phonon is very 
large and thus only a few electrons can have energy higher than 60 meV. An equilibrium is 
reached when the rate of energy gain from Elateral is equal to the rate of energy loss to 
phonon scattering. This corresponds to the maximum vdrift that occurs at Elateral around 104 
V/cm. The maximum vdrift is known as the velocity saturation (vsat). Based on the Monte 
Carlo simulation by (Ruch, 1972), the distance over which vdrift will overshoot the electron 
vsat is less than 100 nm but this transient in velocity will only last for 0.8 ps before reaching 
its equilibrium value of 107 cm/s. According to (Mizuno, 2000), the amount of channel 
doping concentration (Nch) will determine if velocity overshoot can be observed in bulk 
MOS transistors. For NMOS transistor with L = 80 nm, velocity overshoot can occur if Nch < 
1017 cm-3. For NMOS transistor with L = 30 nm, velocity overshoot can occur even if Nch ≈ 
1018 cm-3. This can be attributed to the effective channel length (Leff), which is a function of 
both the mask gate length (L) and Nch. In fact, (Kim et al., 2008) has reported that the 
experimental findings of electron velocity overshoot in 36 nm bulk Si-based NMOS 
transistor at room temperature. Furthermore, the Monte Carlo simulation performed by 
(Miyata et al., 1993) show that electron velocity overshoot actually increases when the 
tensile stress is increased. This can account for the strain-induced Ion enhancement in the 
nanoscale NMOS transistors (Yang et al., 2004; C-H. Chen et al., 2004; Yang et al., 2008). 
Hence, it is more likely that velocity overshoot occur in the nanoscale transistor rather than 
velocity saturation. 
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Here, we will like to point out another misconception about the occurrence of velocity 
saturation in the nanoscale MOS transistors. Based on the classical concept of velocity 
saturation, the saturation Ids of the short channel MOS transistor has a linear relationship 
with VGS (see equation 5), and thus the saturation Ids versus VDS characteristics is expected to 
have constant spacing for equal VGS step (Sze & Ng, 2007). On the other hand, the saturation 
Ids of the long channel MOS transistor is controlled by pinchoff (Hofstein & Heiman, 1963). 
Based on the constant mobility assumption, equation 4 predicts that the saturation Ids of long 
channel MOS transistor has a quadratic relationship with VGS and thus the saturation Ids 
versus VDS characteristics is expected to have increasing spacing for equal VGS step (Sze & 
Ng, 2007). However, constant spacing for equal VGS step is often observed in the 
experimental Ids versus VDS characteristics of the long channel MOS transistor, as shown in 
Fig.3. This can be understood from the validity of the constant mobility assumption. 
Experimental data have shown that mobility is actually a function of VGS (Takagi et al., 
1994). From Fig.7, μeff first increases with increasing VGS owing to Coulombic scattering and 
then decreases owing to phonon scattering and surface roughness scattering. To further 
investigate, we measured the Ids versus VDS characteristics and the Ids versus VGS 
characteristics of a long-channel NMOS transistor. Considering equal VGS step, we observed 
an increasing spacing for 1 V≤ VGS ≤ 3 V but constant spacing for 3 V ≤ VGS ≤ 5V in the 
saturation Ids versus VDS characteristics of the NMOS transistor (see Fig.8).  Since the 
transconductance (gm) is a measure of the low-field mobility (μeff) (Schroder, 1998), the gm 
versus VGS characteristics is expected to have the same features as the mobility versus VGS 
characteristics. From Fig. 8(a), the drain current saturation of the NMOS transistor occurs at 
VDS around 3 V. With reference to Fig. 8(b), when VDS = 3 V and 0 V ≤ VGS ≤ 3 V, gm increases 
monotonically with increasing VGS owing to Coulombic scattering. When VGS is further 
increased to beyond 3 V, surface roughness scattering will start to dominate and then gm will 
decrease with increasing VGS. Hence, for 1 V ≤ VGS ≤ 3 V, the saturation Ids versus VDS 
characteristics has increasing spacing for equal VGS step. For 3 V ≤ VGS ≤ 5 V, the saturation 
Ids versus VDS characteristics has constant spacing for equal VGS step. Since velocity 
saturation does not occur in long channel transistor, the constant spacing observed in the 
saturation Ids versus VDS characteristics at high VGS cannot be used as an indicator of the 
onset of velocity saturation. 
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Fig. 7. Effects of the scattering mechanisms on the μeff versus VGS characteristics of MOS 
transistor. 
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Fig. 8. Constant spacing is observed in the saturation Ids versus VDS characteristics of a 
NMOS transistor (L = 10 μm, W = 10 μm, physical gate oxide thickness of 300 Å) for equal 
VGS step. 
Here, it is interesting to note that it is common for the saturation Ids versus VDS 
characteristics of the zinc oxide thin-film transistors to have increasing spacing for equal VGS 
step (Cheong et al., 2009; Yaglioglu et al., 2005). The mobility of these materials ( ~ 10 to 20 
cm2/V.s) is only one tenth of the mobility of silicon (~ 100 to 300 cm2/Vs). In Fig.9, which is 
modified from (Cheong et al., 2009), the drain current saturation occurs at VDS around 15 V. 
The increasing spacing observed in the saturation Ids versus VDS characteristics of the thin- 
 
 
Fig. 9. Zinc oxide thin-film transistors with L = 20 μm and W = 40 μm (a) Increasing spacing 
observed in the experimental Ids versus VDS characteristics of, (b) Monotonically increasing 
gm. Modified from (Cheong et al., 2009). 
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film transistor is related to the monotonically increasing gm with increasing VGS. Next, we 
will study the dependency of the saturation Ids of the thin film transistor on VGS. From Fig. 
10, if Ids and VGS have linear dependency, Vth,sat extracted by linear interpolation is around 
17.5 V. If Ids and VGS have quadratic dependency, Vth,sat extracted by extrapolating the linear 
portion of the Ids0.5 versus VGS plot is around 10 V. As seen in the Ids versus VDS 
characteristics of the thin-film transistor (see Fig.9), the transistor is in cutoff mode when VGS 
≤ 10 V. Hence, it is more appropriate to say that Ids of thin-film transistor and VGS have 
quadratic dependency rather than linear dependency. 
 
 
Fig. 10. Relationship between Ids and VGS of the zinc oxide thin-film transistors (L = 20 μm 
and W = 40 μm) (a) Linear dependency (b) Quadratic dependency. Modified from (Cheong 
et al., 2009). 
4. Newer theories on the saturation drain current
 
equations of the nanoscale 
MOS transistor 
According to (Natori, 2008), the type of carrier transport in the MOS transistor depends on 
the relative dimension between the gate length (L) and the mean free path (λ), as illustrated 
in Fig. 11. Qualitatively, λ is the average distance covered by the channel carrier between the 
successive collisions. When L is much bigger than λ, the channel carriers will experience 
diffusive transport. When L is comparable to λ, the carriers undergo only a small number of 
scattering events from the source to the drain and thus the carriers will experience quasi-
ballistic transport. Ballistic transport will only occur when L < λ. The experimentally 
extracted λ is in the range of 10 nm for the nanoscale transistor (M-J. Chen et al., 2004; Barral 
et al., 2009). Hence, the state-of-the-art MOS transistor (L ≥ 32 nm) is more likely to 
experience quasi-ballistic transport rather than ballistic transport. This section will discuss 
the main concepts of ballistic transport and then proceed to discuss about the existing quasi-
ballistic theories. The emphasis of this section is to introduce a simplified equation for the 
saturation drain current of the nanoscale MOS transistor that is able to address quasi-
ballistic transport while having electrical parameters that are obtainable from the standard 
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device measurements. Here, we will introduce two equations that can satisfy the above 
criteria (i) Based on the concept of the effective saturation velocity (vsat_eff) , which is a 
function of μeff and temperature  (Lau et al. , 2008, b) and (ii) Based on the virtual source 
model (Khakifirooz et al., 2009). 
 
Case 3: L < λ
Ballistic transport
Drain
Gate length, L
Case 1: L >> λ
Diffusive transport
Case 2: L ~ λ
Quasi-Ballistic transport
Source
 
Fig. 11. Types of carrier transport in MOS transistors, which is modified from Fig. 1 in 
(Natori, 2008). Note that λ is the mean free path of the carrier. 
4.1 Ballistic transport 
In vacuum, electrons will move under the influence of electric field according to Newton’s 
second law of motion,  
 eF m a qE= = −  (9)                          
where F, me, a, q and E are the resultant force acting on the electron, the electron mass, the 
acceleration of the electron, the electronic charge , and the electric field ,respectively. Under 
such a situation, if the applied electric field is constant in both magnitude and direction, the 
electrons will accelerate in the direction opposite to that of the electric field. This type of 
transport is known as the ballistic transport. In the other words, if there is no obstacle to 
scatter the electrons, the electrons will experience ballistic transport (Heiblum & Eastman, 
1987). Furthermore, (Bloch, 1928) postulated that the wave-particle duality of electron 
allows it to move without scattering in the densely packed atoms of a crystalline solid if (i) 
the crystal lattice is perfect and (ii) there is no lattice vibration. However, doping impurities 
such as boron, arsenic and phosphorus are added to the silicon crystal so as to tune the 
electrical parameters such as the threshold voltage and the off-state current (Ioff). These 
dopants will disrupt the periodic arrangement of the crystal lattice and thus results in 
collisions with the impurity ions and the crystalline defects. Moreover, the atoms in crystals 
are always in constant motion according to the Particle Theory of Matter. These thermal 
vibrations cause waves of compression and expansion to move through the crystal and thus 
scatter the electrons (Heiblum & Eastman, 1987).  Therefore, achieving ballistic transport in 
Si-based MOS transistors is only an ideal situation (Natori, 2008). 
www.intechopen.com
The Evolution of Theory on Drain Current Saturation Mechanism  
of MOSFETs from the Early Days to the Present Day  
 
61 
4.2 Quasi-ballistic transport 
Having established that thermionic emission from the source to the channel is still relevant 
in the state-of-the-art MOS transistor (L ≥ 32 nm) in Section 1, we will proceed to discuss the 
main concepts behind quasi-ballistic transport. (Lundstrom, 1997) derived an equation that 
relates the saturation Ids of the nanoscale transistor to μeff as follows, 
 ( )oxds GS th,sat
T eff
 
 
1 1 
 (0 )
C W
I V V
v Ǎ ε +
⎡ ⎤⎢ ⎥⎢ ⎥= −⎢ ⎥+⎢ ⎥⎣ ⎦
  (10)                          
where the random thermal velocity of the carriers (vT) does not depend VGS. The only 
variable in the vT equation is the temperature (T).   
 ( ) ( )T T( ) 2 /  B tv v T k T mπ= =   (11)           
where the transverse electron mass of silicon (mt ) is equal to 0.19 m0  where the free electron 
mass (m0) is equal to 9.11 × 10-31 kg (Singh, 1993). Using equation (11), vT is approximately 
equal to 1.2 × 107 cm/s at temperature of 25 °C. kB is the Boltzmann constant. T is the 
absolute temperature. ǆ(0+) is defined as the average electric field within the length ℓ where 
a kBT/q potential drop occurs, as shown in Fig.12 in (Lundstrom & Ren, 2002). Despite the 
lack of equation for ǆ(0+) (Lundstrom, 1997; Lundstrom & Ren, 2002), Lundstrom has made 
an important contribution to relate the low-field mobility (μeff) to Ion of the deep submicron 
MOS transistors, and thus his theory is able to account for the strain-induced enhancement 
in Ion (Yang et al., 2004; C-H. Chen et al., 2004; Yang et al. 2008; Wang et al., 2007).  
According to (Lundstrom, 1997), if a carrier backscatters beyond ℓ, it is likely to exit from the 
drain and is unlikely to return back to the source (see Fig. 12). For NMOS transistor, ℓ is the 
distance between the top of the conduction band edge and the point along the channel 
where channel potential drops by kBT/q.  
 
kBT / q
Source
Drain
Channel
electron
0 x
EC
 
Fig. 12. Definition of the critical length (ℓ) for NMOS transistor. ℓ is defined to be the distance 
between the top of the conduction band edge and the point along the channel where channel 
potential drops by kBT/q. Beyond ℓ, the carriers are unlikely to return to the source. 
www.intechopen.com
 Solid State Circuits Technologies 
 
62 
By inspection of equations (10) and (11), a loop-hole can be found in Lundstrom’s 1997 
theory. If equations (10) and (11) are correct, MOS transistors will function very poorly 
when the temperature is lowered from room temperature to very low temperature such as 
liquid helium temperature. However, there are numerous reports that MOS transistors and 
CMOS integrated circuits can function quite well at the liquid helium temperature (Chou et 
al., 1985; Ghibaudo & Balestra, 1997; Yoshikawa et al., 2005). Hence, there is a need to 
modify Lundstrom’s 1997 theory. Indeed, (Lundstrom & Ren, 2002) made an attempt to 
incorporate Natori’s 1994 theory into their theory. However, the resulting theory is very 
much not similar to equation (10) and has not been compared with real device performance.  
Based on equation (24) in (Natori, 1994), the saturation drain current of the nanoscale MOS 
transistor is as follows, 
 
( ) 3/2ox GS th,sat
ds
t v
8 -
 
3
W C V V
I
m q Mπ
⎡ ⎤⎣ ⎦= ¥   (12a) 
where ħ is the reduced Planck’s constant. Mv is the product of the lowest valley degeneracy 
and the reciprocal of the fraction of the carrier population in the lowest energy level. For a 
NMOS transistor that is fabricated on (100) Si substrate,  the fraction of the carrier 
population at the strong inversion is around 0.8 at 77 K but it decreases to around 0.4 at 300 
K (Stern, 1972). In the other words, Mv is a function of temperature (T).  
Rearranging equation (12a) results in,   
 ( )oxds GS th,sat
inj GS
 
  
1  
( , )
C W
I V V
v V T
⎡ ⎤⎢ ⎥⎢ ⎥= −⎢ ⎥⎢ ⎥⎣ ⎦
  (12b) 
where the injection velocity (vinj ) is given by (Natori, 1994 ),  
 
( )ox GS th,sat
inj GS
t v
8 -
( , )  
3 ( )
C V V
v V T
m q M Tπ=
¥
  (12c) 
With reference to Fig.8 in (Natori, 1994 ), vinj increases with increasing temperature (T) and 
increasing VGS. If Natori’s theory is true, vinj can be very high even though the temperature 
is very low. We propose that this feature of Natori’s 1994 theory can be used to cover the 
shortcomings of Lundstrom’s 1997 theory. However, there are some aspects of Natori’s 1994 
theory that contradict the experimental data. From Fig. 8 in (Natori, 1994), his theory, which 
disregards the channel scattering, predicted that the saturation Ids of the nanoscale NMOS 
transistor will increase when temperature increases. However, this is contradictory to the 
experimental data. Fig. 13 shows that the experimental Ids of a NMOS transistor (L= 60 nm) 
actually decreases when temperature increases. This can be explained by the increase in 
channel scattering when temperature increases (Takagi et al., 1994; Kondo & Tanimoto, 
2001; Mazzoni et al., 1999). Moreover, equation (12b) cannot account for the strain-induced 
enhancement in Ion (Yang et al, 2004; C-H. Chen et al, 2004; Yang et al., 2008; Wang et al., 
2007). Hence, without the help of Lundstrom’s 1997 theory, Natori’s 1994 theory is 
contradictory to the experimental data. 
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In addition, Natori’s 1994 theory predicts that the saturation Ids of the nanoscale MOS 
transistors will follow a (VGS – Vth,sat)3/2 relationship. Fig. 14a shows the saturation Ids2/3 
versus VGS characteristics of a NMOS transistor (L = 60 nm). The threshold voltage extracted 
by the linear extrapolation is smaller than the threshold voltage of conduction. This shows 
that the saturation Ids of the nanoscale MOS transistors does not follow a (VGS – Vth,sat )3/2 
relationship. Fig. 14b shows the saturation Ids versus VGS characteristics of the same NMOS 
transistor. In this case, the extracted threshold voltage is close to the threshold voltage of 
conduction. Hence, the saturation Ids of nanoscale transistors is more likely to follow a (VGS – 
Vth,sat ) relationship. 
 
 
Fig. 13. Effects of temperature on the saturation Ids versus VGS characteristics of a NMOS 
transistor (L = 60 nm, W = 5 μm). 
 
Fig. 14. As opposed to Natori’s 1994 theory, the saturation Ids of the short channel NMOS 
transistor does not follow a (VGS – Vth,sat )3/2 relationship. 
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4.3 New equation that unifies Natori’s 1994 theory and Lundstrom’s 1997 theory 
We propose a simplified equation that can unify both Natori’s 1994 theory and Lundstrom’s 
1997 theory, as follows (Lau et al., 2008, b),  
 ( )oxds GS th,sat
1 GS 1 GS
1 1
( , ) ( , )
C W
I V V
v V T v V T
⎡ ⎤⎢ ⎥⎢ ⎥= −⎢ ⎥+⎢ ⎥⎣ ⎦
  (13)                          
where  
 ( ) ( )1 GS inj GS,   ,  v V T v V T=   (14)    
 ( ) ( ) ( )2 GS eff GS,   ,   0v V T V Tμ ε +=   (15)                          
(Lundstrom, 1997) proposed that v1 is equal to vT that is only dependent on T, as shown in 
equation (11). On the other hand, our theory proposed that v1 is a function of both VGS and 
T, and v1 can be higher than vT given by equation (11). (Natori, 1994) proposed that v1 is 
equal to vinj, which is a function of both VGS and T.  Recently, (Natori et al., 2003; Natori et 
al., 2005) simulated the vinj characteristics using the multi-subband model (MSM). In weak 
inversion, vinj is almost independent of VGS and is approximately equal to 1.2 x 107 cm/s, 
which is equal to vT. In strong inversion, vinj will increase due to carrier degeneration but is 
confined within a narrow range from 1.2 x 107 cm/s to 1.6 x 107 cm/s.  
Here, we would like to highlight that both Lundstrom’s 1997 theory and Natori’s 1994 
theory did not consider the series resistance (Rsd). Although the conduction band edge (Ec) 
profile in the n-channel will be the same with or without Rsd (Martinie et al., 2008), the Ec 
within S/D regions will be different when the effects of Rsd is considered.  If the effects of Rsd 
are disregarded, Ec within S/D regions will appear as a horizontal line, as illustrated in Fig. 
12. However, the presence of Rsd will cause a potential drop in the S/D regions, resulting in 
a built-in electric field within the S/D regions (see Fig. 15).  This electric field in the source 
region will accelerate the electrons. Since scattering decreases when temperature decreases 
(Takagi et al., 1994; Kondo & Tanimoto, 2001; Mazzoni et al., 1999), one would expect that 
there will be minimal scattering in the source when the temperature is very low. Hence, the 
presence of Rsd will allow the electrons to attain higher energy prior to thermionic emission 
into the channel. According to (M-J. Chen et al., 2004), the source series resistance (Rs) is 
about 75 Ω-µm. If the drain current (Ids) is about 800 μA/μm, the voltage drop due to Rs is 
about 800 μA/μm x 75 Ω-µm = 60 mV. (Note that the thermal voltage, kBT/q is 
approximately 26 meV at room temperature.) We proposed that the electrons are “heated” 
up by the 60 meV energy due to Rsd and thus their velocities can be significantly larger than 
1.2 x 107 cm/s (as predicted by equation 12c). Moreover, this extra energy is expected to 
increase with increasing VGS because higher VGS implies a bigger Ids. With this extra energy 
from electron heating in the Rsd region, the carriers can overcome the potential barrier at the 
liquid nitrogen temperature despite not being able to gain energy from the surrounding. 
The significance of v2 term is that it establishes a link between Ion and μeff. This provides a 
better compatibility between theory and Ion enhancement in the nanoscale transistors by 
various stress engineering techniques (Yang et al., 2004; C-H. Chen et al., 2004; Yang et al., 
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2008; Wang et al., 2007). However, there is no v2 term in Natori’s 1994 theory, as shown in 
equation (12b). Nevertheless, v2 is covered by Lundstrom’s 1997 theory, as shown in 
equation (10). Hence, we incorporate v2 in Lundstrom’s 1997 theory into equation (13).  
 
Source DrainChannel
Thermionic 
emission
electron
 
Fig. 15. The effects of S/D series resistance on the conduction band edge of a NMOS 
transistor in the saturation operation. 
Another loop-hole in Lundstrom’s 1997 theory is that there is no equation for ǆ(0+). From 
Fig.9 in (M-J. Chen et al., 2004), the slope of the near-source channel conduction band 
increases when VGS increases. In the other words, the electric field near the top of potential 
barrier, ǆ(0+) increases with increasing VGS. Hence, we deduce that ǆ(0+) is a function of both 
VGS and VDS such that ǆ(0+, VGS, VDS = VDD) is approximately equal to ǆ(0+, VGS , VDS  = VDsat). 
Note that VDD is the power supply voltage. This is consistent with Fig. 5 in (Fuchs et al., 
2005).  Therefore, we propose that ǆ(0+) can be expressed as follows, 
 1 Dsat
eff
(0 )
V
L
αε + =   (16a)                          
where the correction factor (α1) is smaller than 1. Based on the conventional MOS transistor 
theory (Taur & Ning, 1998, a), VDsat is given by (VGS – Vth,sat)/m where 1.1 ≤ m ≤ 1.4. 
Furthermore, (Suzuki & Usuki, 2004) proposed a drain current model that shows that VDsat is 
smaller than (VGS – Vth,sat) for the short-channel MOS transistors. This shows that the 
relationship of VDsat = (VGS – Vth,sat)/m is still reasonably correct for very short MOS 
transistors. Therefore, ǆ(0+) can also be expressed by,. 
 
( )2 GS th,sat
eff
(0 )
V V
L
αε + −=   (16b)                          
where the correction factor (α2) is smaller than 1. The value of α 2 can be estimated from the 
effective carrier velocity (veff) versus VGS characteristics and the μeff versus VGS 
characteristics. Using the saturated transconductance method suggested by (Lochtefeld et 
al., 2002), veff was extracted as a function of VGS as shown in Fig.16 (a). For the contact etch 
stop layer (CESL) with a tensile stress of 1.2 GPa, ǎsat_eff of the NMOS transistor (L = 60 nm) 
was 7.3 × 106 cm/s. Using the constant current method with reference current, Iref 
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=0.1μA(W/L) , the extracted Vth,sat  was about 0.3 V. Next, Leff , which is extracted using the 
method proposed by (Guo et al., 1994) , was about 0.030 μm. Substituting Leff  = 3 x 10-6 cm, 
VGS = 1.2 V , Vth,sat = 0.3 V into equation (16b),  
 ( ) 5 20 3 10       (in units of V/cm)     ε α+ = ×   (16c)                          
Re-arranging ǎsat_eff  = μeff  ǆ(0+) ,  
 sat_eff
eff
(0 )
vε μ
+ =   (16d)                          
Next, μeff  is extracted as a function of VGS using a method described by (Schroder, 1998).  
From Fig. 16(b), when VGS is 1.2 V, μeff was about 85 cm2V-1s-1 at. Substituting ǎsat_eff = 7.3 
×106 cm/s and μeff = 85 cm2V-1s-1 into equation (16d),  
 
6
sat_eff 4
eff
7.3 10
(0 ) 8.588 10  V/cm
85
vε μ
+ ×= = = ×   (16e)                          
According to (Lee et al., 2009), ǆ(0+)of a PMOS transistor (L = 50 nm) is between 8 ×104 V/cm 
and 3 ×105 V/cm for various gate overdrives. By solving equations (16c) and (16e), α2 is 
around 0.29. Note that α2 is 0.5 for the conventional MOS transistor theory (Taur & Ning, 
1998, a). 
 
 
Fig. 16. Effects of uniaxial tensile stress on (a) the veff versus VGS characteristics, (b) the μeff 
versus VGS characteristics of a NMOS transistor (L = 60 nm, W = 0.12 μm). Note vsat_eff is the 
average value of veff when VGS is close to VDD. The uniaxial tensile stress is induced by the 
contact etch stop layer (CESL). The film stress of the two CESL split are 0.7 GPa tensile stress 
and 1.2 GPa tensile stress. 
Equation (13) is then modified by defining a new parameter called the effective carrier 
velocity (ǎeff). The resulting equation is as follows (Yang et al., 2007; Lau et al., 2008, a; Lau et 
al., 2008, b),  
www.intechopen.com
The Evolution of Theory on Drain Current Saturation Mechanism  
of MOSFETs from the Early Days to the Present Day  
 
67 
 ( )ds eff eff GS ox GS th,sat( , , )I v V T WC V Vμ= −   (17)                          
where veff is a function of μeff, VGS and T at a constant VDS (see Fig.16a and Fig.17). 
Furthermore, veff is also related to v1 and v2, as follows,                                 
 
1
eff eff GS
1 GS 2 eff GS
1 1
( , ,T)
( , ) ( , , )
v V
v V T v V T
μ μ
−⎛ ⎞= +⎜ ⎟⎝ ⎠
  (18)                          
When temperature decreases, vinj decreases (Natori, 1994). Since v1 is related to vinj (see 
equation 14), v1 is expected to decrease with decreasing temperature. On the other hand, 
mobilities due to Coulombic scattering, phonon scattering and surface roughness scattering 
will increase with decreasing temperature (Takagi et al., 1994; Kondo & Tanimoto, 2001; 
Mazzoni et al., 1999). As v2 is related to μeff (see equation 15), we expect v2 to increase when 
temperature decreases. Fig. 17 shows that the experimental veff increases when temperature 
decreases, and hence v2 dominates over v1. 
 
 
Fig. 17. The effect of temperature on vsat_eff . Note that vsat_eff corresponds to the average 
value of veff when VGS is close to VDD (L = 60 nm, W = 5 μm, VDS = VDD = 1.2 V). 
Another evidence to illustrate the importance of v2 over v1 is through their behavior with 
VGS.  Fig.18 shows the behavior of v1, v2 , veff  with VGS.  Since v1 is related to vinj, v1 is expected 
to increase when VGS increases (Natori, 1994). On the other hand, v2 is related to μeff, as 
shown in equation (15). Hence, the v2 versus VGS characteristics will tend to follow that of 
the μeff versus VGS characteristics (see Fig. 7). When VGS is low, v2 is expected to increase with 
increasing VGS owing to the screening of the Coulombic scattering centres. When VGS is high, 
an increase in VGS will decrease μeff owing to the surface roughness scattering. From 
equation (15), v2 is the product of μeff and ε(0+). From equation (16b), ε(0+) is expected to 
increase with increasing VGS. Hence, v2 is expected to approach a constant at high VGS owing 
to the opposing effects of μeff and ε(0+).  
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Fig. 18. A schematic diagram showing the relationship of v1, v2 and veff with VGS.  
Since ǎeff approaches a constant when VGS close to VDD (see Fig. 16a and Fig. 17), it is more 
appropriate to replace veff in equation (17) can be replaced by ǎsat_eff, resulting in (Yang et al., 
2007; Lau et al., 2008,a; Lau et al., 2008,b ),  
 ( )ds sat_eff eff ox,inv GS th,sat_IV( , )I v T WC V Vμ= −   (19)                          
where vsat_eff is the average value of veff when VGS is close to VDD. In Fig. 16(a), vsat_eff 
increases when tensile stress increases, and thus leads to Ion enhancement in the short 
channel NMOS transistor. This shows that equation (19) is able to account for the strain-
induced Ion enhancement by various strain engineering techniques (Yang et al., 2004; C-H. 
Chen et al., 2004; Yang et al. 2008; Wang et al., 2007). As shown in Fig.17, vsat_eff increases 
when temperature decreases, resulting in a better Ion performance at very low temperature. 
This shows that equation (19) is able to explain the Ion enhancement at liquid helium 
temperature (Chou et al., 1985; Ghibaudo & Balestra, 1997; Yoshikawa et al., 2005).  
 
 
Fig. 19. Extraction of Vth,sat_IV from the saturation Ids versus VGS characteristics of a NMOS 
transistor (L = 60 nm, W = 2 μm, VDS = 1.2 V). 
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Moreover, Vth,sat  in equation (17) needs to be replaced by Vth,sat_IV. As illustrated in Fig. 19, 
Vth,sat_IV  can be extracted from the saturation Ids versus VGS characteristics. First, a best-fit 
line is performed on the saturation Ids versus VGS characteristics whenVGS is close to VDD.  
For our transistors, veff approaches a constant when 1 V ≤ VGS ≤ 1.2 V.  Vth,sat_IV  can be found 
by the interception between the best-fit line and the VGS axis. In this example, Vth,sat_IV  was 
0.603 V. For comparison, we extracted Vth,sat  using the Constant Current (CC) method with 
the reference drain current (Iref) defined as 0.1μA(W/L). The extracted Vth,sat was 0.351 V, 
which is much smaller than Vth,sat_IV . Moreover, we also observed that Vth,sat_IV  is also bigger 
than the linear threshold voltage (Vth,lin). In Fig. 20(a), Vth,lin extracted using CC method was 
0.484 V. In Fig. 20(b), Vth,lin extracted using maximum gm method was 0.557 V. We believe 
that Vth,sat_IV  is bigger than Vth,lin and Vth,sat because it accounts for the additional VGS that is 
required to produce electrons to screen the Coulombic scattering centres, as shown in Fig. 
21. On the other hand, Vth,lin and Vth,sat indicate the onset of inversion. Furthermore, 
polysilicon depletion and quantum mechanical effects will make the gate oxide appears 
thicker, and thus Cox in equation (17) has to be replaced by Cox,inv , which is the gate oxide 
capacitance per unit area at inversion. 
4.4 Virtual source model for nanoscale transistors in saturation mode 
(Khakifirooz et al., 2009) proposed a semi-empirical model for the saturation drain current 
of the nanoscale transistor. This model is based on the location of the “virtual source”, 
which is the top of the conduction band profile for NMOS transistor, as shown in Fig. 22. 
Based on the “charge-sheet approximation”, the saturation Ids of the nanoscale transistor can 
be described by the product of the local charge density and the carrier velocity, as follows 
(Khakifirooz & Antoniadis, 2008).  
 ds ixo xoI WQ v=   (20) 
 
 
Fig. 20. Extraction of Vth,lin  of a NMOS transistor in the linear operation (L = 60 nm, W = 2 
μm, VDS = 0.05 V) (a) Using constant current method with Iref = 0.1 μA W/L , Vth,lin = 0.484 V, 
(b) Using maximum gm method (Vth,lin = 0.582 - VDS/2 = 0.557 V). 
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Fig. 21. Vth,sat_IV includes a component to overcome the Coulombic scattering by “screening”.  
The virtual source charge density (Qxio) is given by (Khakifirooz et al., 2009),    
 GS ds s th,satBxio ox
B
n 1 exp
/
V I R Vk T
Q C l
q mk T q
⎡ ⎤− −⎛ ⎞= +⎢ ⎥⎜ ⎟⎢ ⎥⎝ ⎠⎣ ⎦
  (21)         
where  Rs is the source series resistance. The body-effect coefficient (m) can be expressed as 
(Taur & Ning, 1998,b), 
 
( )0 ch B
ox
/ 4
1 Si
qN
m
C
ε ε ψ= +   (22) 
where ǆ0 is the permittivity of free space. ǆSi is the dielectric constant of silicon. Nch is the 
channel doping concentration. ψB is the difference between the Fermi level in the channel 
region and the intrinsic Fermi level. 
The virtual source velocity (vxo) is the average velocity of the channel carriers at the potential 
barrier near the source. 
 ( )x0 ox s 1 1 2
v
v
C R W vδ= − +   (23) 
where ǅ is the drain-induced-barrier lowering (DIBL) with units of V/V. The carrier velocity 
can be extracted as follows, 
 ( )dsox GS th,sat
/
 
I W
v
C V V
= −   (24) 
According to (Khakifirooz et al., 2009), the above model has a reasonably good fit to the 
experimental Ids versus VGS characteristics and the experimental Ids versus VDS characteristics 
of nanoscale Si-based MOS transistors fabricated using poly-SiON gate stack as well as high-
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K metal gate stack. The extracted vxo for NMOS transistor (L = 35 nm) is around 1.4×107 
cm/s. Since  vsat for electrons in silicon is 107 cm/s (Norris & Gibbons, 1967), this shows that 
velocity saturation does not occur in the nanoscale Si-based MOS transistor. 
 
VGS > Vth,sat
VDVS
Rs RD
Qix0
x0 x0
Ec
Source
Drain
vx0
L  
Fig. 22. Illustration of the virtual source point (x0) in a NMOS transistor. The carrier charge 
density (Qixo) and the virtual velocity (vxo) are defined at the top of the conduction band 
profile along the channel direction. Rs is the source series resistance. RD is the drain series 
resistance. 
5. Apparent velocity saturation in the nanoscale MOS transistor 
Fig. 23 shows the maximum μeff versus L characteristics and the vsat_eff versus L 
characteristics of a bulk NMOS transistor. μeff is extracted from the linear Ids versus VGS 
characteristics (Schroder, 1998).  veff is extracted using the saturation transconductance 
method (Lochtefeld et al., 2002). Rsd correction to veff has to be done as described by (Chou & 
Antoniadis, 1987) .  Rsd is extracted using a modified version of the method according to 
(Chern et al., 1980). Note that vsat_eff is the average value of veff when VGS is close to VDD. By 
taking the maximum μeff to be independent of the gate length, vsat_eff = constant x Leff –1, 
based on equation (16b) and equation (16d). However, the experimental vsat_eff = constant x 
Leff –β where β is less than 1 despite the uncertainty in Rsd measurements (see Fig. 24). This 
indicates that the carrier velocity tends to saturate when L decreases (see Fig. 23b). 
Since the relationship between the carrier velocity and the low-field mobility is well-
established (Khakifirooz & Antoniadis, 2006), we can have a better understanding of the 
apparent velocity saturation in the nanoscale MOS transistors by looking at the mobility. A 
strong reduction of mobility is typically observed in the silicon-based MOS transistors when 
the gate length is scaled (Romanjek et al., 2004; Cros et al., 2006; Cassé et al., 2009; Huet et 
al., 2008; Fischetti & Laux, 2001). The reason of this degradation is still not clearly 
understood. It is first attributed to the halo implants as its contribution to the channel 
doping concentration increases with decreasing gate length (Romanjek et al., 2004). 
However, this mobility degradation is also observed in the undoped double gate MOS 
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Fig. 23. Effects of scaling on bulk NMOS transistors (W = 1 μm) (a) the μeff versus L 
characteristics, (b) the vsat_eff versus L characteristics. Note that vsat_eff increases with 
increasing μeff . Rsd = 0 Ω-μm refers to the case where Rsd correction is not performed. 
 
 
Fig. 24. Validity of vsat_eff  = constant x Leff –β where β is less than 1 despite the uncertainty in 
Rsd measurements. Note that log vsat_eff  = -βlog Leff  + log constant.  
transistors (Cros et al., 2006) and the undoped fully-depleted silicon-on-insulator (FD-SOI) 
MOS transistors (Cassé et al., 2009). This indicates that the halo implant is not the dominant 
factor involved in the degradation. Another limiting transport mechanism expected to be 
non-negligible in the short-channel MOS transistor is the presence of crystalline defects 
induced by S/D extension implants (Cros et al., 2006). Furthermore, Monte Carlo studies 
shows that ballistic transport has significant impact on the mobility degradation (Huet et al., 
2008). Another explanation is that the increase in the long-range Coulombic scattering 
interactions between the high-density electron gases in the S/D regions and the channel 
electrons for very short channel MOS transistors (Fischetti & Laux, 2001). In an attempt to 
clarify the mobility degradation mechanism, (Cassé et al., 2009) used the differential 
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magnetoresistance technique for mobility extraction to eliminate the effects of series 
resistance (Rsd) and the ballisticity introduced by L-independent resistance. However, strong 
mobility degradation is still observed in the undoped FD-SOI MOS transistors (L < 100 nm) 
at 20 K and thus the mobility degradation is likely to be caused by (i) the long-range 
Coulombic scattering interactions between the electron gases in the S/D regions and the 
channel electrons, (ii) the charged defects at the S/D regions, and (iii) the neutral defects at 
the S/D regions (Cassé et al., 2009).  The apparent saturation of carrier velocity when L 
decreases can be understood as follows. As discussed in section 4.3, the effects of v2 
dominates over the effects of v1 such as veff ≈ v2. From equation (15), v2 is the product of μeff 
and ǆ(0+). From equation (16b), ǆ(0+) increases when Leff decreases. In short, when L 
decreases, μeff decreases but ǆ(0+) increases. Hence, veff is expected to approach a constant 
when L decreases. Since vsat_eff is the average value of veff when VGS is close to VDD, vsat_eff is 
expected to approach a constant when L decreases. This is probably why (Hauser, 2005) is 
able to use the velocity saturation model (see equation 5) to fit the experimental Ids versus 
VDS characteristics of the nanoscale NMOS transistor (L = 90 nm). Note that Hauser used vsat 
as a fitting parameter. In his physics-based model, vsat is taken to be 2.06×107 cm/s rather 
than 1 × 107 cm/s (saturation velocity of electrons in silicon at room temperature). Therefore, 
the physics behind the apparent saturation of the carrier velocity is different from that of 
velocity saturation (the rate of energy gain from the lateral electric field is equal to the rate 
of energy loss to the surroundings by phonon scattering). 
6. Drain current saturation mechanism of the nanoscale MOS transistors 
As mentioned in section 2, the two well-known mechanisms for drain current saturation in 
MOS transistors are pinch off and velocity saturation. However, we have shown that 
velocity saturation is unlikely to occur in the nanoscale MOS transistors. In addition, (Kim et 
al., 2008) reported that the experimental observation of velocity overshoot in the nanoscale 
bulk NMOS transistor (L = 36 nm) at room temperature. In section 5, we have unveiled that 
the apparent velocity saturation that occurs during scaling is caused by (i) the long-range 
Coulombic scattering interactions between the electron gases in the S/D regions and the 
channel electrons, (ii) the charged defects at the S/D regions and (iii) the neutral defects at 
the S/D regions (Cassé et al. 2009). Since velocity saturation involves the tradeoff between 
the rate of energy gain from lateral electric field and the rate of energy loss to the 
surroundings by phonon scattering, we believe that velocity saturation does not occur in the 
nanoscale transistors. Hence, it is possible that the drain current saturation mechanism in 
nanoscale MOS transistor is caused by pinch off rather than velocity saturation. In fact, 
several groups of researchers have developed compact models for the pinch-off region of 
the nanoscale MOS transistors (Navarro et al., 2005; Weidemann et al., 2007). For VDD = 1 V, 
the pinch-off point is less than 10 nm from the drain side (Navarro et al., 2005). This shows 
that the pinch-off point will always remain within the channel even though this point tends 
to shift towards the source side with increasing VDS.  
Our previous work gives the experimental evidence that the drain current saturation in the 
nanoscale NMOS transistor is caused by pinchoff (Lau et al., 2009). By simply changing the 
polarity of the drain bias (VD), it is possible to create a situation whereby pinchoff is unlikely 
to occur. As shown in Fig. 25, the normal biasing involves the application of a positive VD to 
the drain terminal of a NMOS transistor. On the other hand, the unusual biasing involves 
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the application of a negative VD to the drain terminal of a NMOS transistor. The most 
obvious implication of such biasing is the direction of the electron flow. For the normal 
biasing condition, the electrons are injected from source terminal to drain terminal. For the 
unusual biasing condition, the electrons are injected from drain terminal to source terminal. 
In the other words, the effective source terminal for the unusual biasing is actually the drain 
terminal.  To avoid confusion, we define VGS* as the potential difference between the gate 
terminal and the terminal that injects electrons into the channel.  VDS* is the potential 
difference between the source terminal and drain terminal. From equation (8), the condition 
for pinchoff to occur is as follows, 
 
*
GS th,sat*
DS
V V
V
m
−≥   (25) 
where m is between 1.1 and 1.4 (Taur & Ning, 1998,a).  For our NMOS transistors, VDD is 1.2 
V. Under the normal biasing, VGS* is 1.2 V and VDS* is 1.2 V (see Fig. 25a). Under the unusual 
biasing, VGS* is 2.4 V and VDS* is 1.2 V (see Fig. 25b). Hence, normal biasing will be able to 
satisfy the condition for pinchoff and thus pinchoff can occur. However, the condition for 
pinchoff cannot be satisfied under the unusual biasing because VGS* is much bigger than 
VDS*. From Fig.26, the nanoscale NMOS transistor (L = 45 nm) used in our study does not 
suffer from punchthrough. Note that negative VD will forward bias the p-well-to-n+drain 
junction. To minimize the amount of forward biased p-n junction current in NMOS 
transistor under the unusual biasing, we limited the VD to be -0.4 V (see Fig. 27). As shown  
 
 
Fig. 25. Biasing conditions of the NMOS transistor (a) Under the normal biasing, a positive 
VD of 1.2 V is applied to the drain terminal. The p-well-to-n+ drain junction is reversed 
biased. (b) Under the unusual biasing condition, a negative VD of -1.2 V is applied to the 
drain terminal. The p-well-to-n+ drain junction is forward biased. 
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Fig. 26. The Ids versus VGS characteristics of the nanoscale NMOS transistor (L = 45 nm, W = 
2 μm). 
 
 
Fig. 27. Selection of the unusual VD biasing condition for NMOS transistor. 
in Fig. 28, the application of VD= -0.4 V to the NMOS transistor will shift the Ids versus  
VGS characteristics towards the left. If drain current saturation mechanism is caused by 
velocity saturation, we will expect drain current saturation to occur in both normal VD 
biasing and unusual VD biasing. If drain current saturation mechanism is caused by 
pinchoff, we will expect drain current saturation to occur in the normal VD biasing but not in 
the unusual VD biasing. Fig. 29 shows that there is no obvious current saturation in the 
experimental Ids versus VDS characteristics of the NMOS transistor under the unusual 
biasing (negative VD). 
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Fig. 28. Effects of the negative VD on Ids versus VGS characteristics of NMOS transistor. 
 
 
Fig. 29. The Ids versus VDS characteristics of a bulk NMOS transistor (L = 45 nm, W = 2 μm) 
(a) Normal VD biasing (positive VD), (b) Unusual VD biasing (negative VD). 
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